mirror of
https://github.com/golang/go
synced 2024-11-02 13:42:29 +00:00
cmd/asm: adjust riscv64 test data to avoid churn
Rather than jumping and branching to a label (the offset for which changes when instructions are added or removed), use PC-relative offsets. This reduces unnecessary churn in the instruction encodings. Change-Id: I6816ce939eeabdf828039f59f4f29260eb1ac8da Reviewed-on: https://go-review.googlesource.com/c/go/+/344449 Trust: Joel Sing <joel@sing.id.au> Run-TryBot: Joel Sing <joel@sing.id.au> TryBot-Result: Go Bot <gobot@golang.org> Reviewed-by: Michael Munday <mike.munday@lowrisc.org>
This commit is contained in:
parent
5a687eeaf1
commit
717f337d1d
1 changed files with 22 additions and 26 deletions
48
src/cmd/asm/internal/asm/testdata/riscv64.s
vendored
48
src/cmd/asm/internal/asm/testdata/riscv64.s
vendored
|
@ -86,20 +86,15 @@ start:
|
|||
SRA $1, X5 // 93d21240
|
||||
|
||||
// 2.5: Control Transfer Instructions
|
||||
|
||||
// These jumps and branches get printed as a jump or branch
|
||||
// to 2 because they transfer control to the second instruction
|
||||
// in the function (the first instruction being an invisible
|
||||
// stack pointer adjustment).
|
||||
JAL X5, start // JAL X5, 2 // eff25ff0
|
||||
JAL X5, 2(PC) // ef028000
|
||||
JALR X6, (X5) // 67830200
|
||||
JALR X6, 4(X5) // 67834200
|
||||
BEQ X5, X6, start // BEQ X5, X6, 2 // e38c62ee
|
||||
BNE X5, X6, start // BNE X5, X6, 2 // e39a62ee
|
||||
BLT X5, X6, start // BLT X5, X6, 2 // e3c862ee
|
||||
BLTU X5, X6, start // BLTU X5, X6, 2 // e3e662ee
|
||||
BGE X5, X6, start // BGE X5, X6, 2 // e3d462ee
|
||||
BGEU X5, X6, start // BGEU X5, X6, 2 // e3f262ee
|
||||
BEQ X5, X6, 2(PC) // 63846200
|
||||
BNE X5, X6, 2(PC) // 63946200
|
||||
BLT X5, X6, 2(PC) // 63c46200
|
||||
BLTU X5, X6, 2(PC) // 63e46200
|
||||
BGE X5, X6, 2(PC) // 63d46200
|
||||
BGEU X5, X6, 2(PC) // 63f46200
|
||||
|
||||
// 2.6: Load and Store Instructions
|
||||
LW (X5), X6 // 03a30200
|
||||
|
@ -325,10 +320,11 @@ start:
|
|||
NEGW X5 // bb025040
|
||||
NEGW X5, X6 // 3b035040
|
||||
|
||||
// These jumps can get printed as jumps to 2 because they go to the
|
||||
// second instruction in the function (the first instruction is an
|
||||
// invisible stack pointer adjustment).
|
||||
JMP start // JMP 2 // 6ff01fc2
|
||||
// This jumps to the second instruction in the function (the
|
||||
// first instruction is an invisible stack pointer adjustment).
|
||||
JMP start // JMP 2
|
||||
|
||||
JMP 2(PC) // 6f008000
|
||||
JMP (X5) // 67800200
|
||||
JMP 4(X5) // 67804200
|
||||
|
||||
|
@ -341,16 +337,16 @@ start:
|
|||
JMP asmtest(SB) // 970f0000
|
||||
|
||||
// Branch pseudo-instructions
|
||||
BEQZ X5, start // BEQZ X5, 2 // e38202c0
|
||||
BGEZ X5, start // BGEZ X5, 2 // e3d002c0
|
||||
BGT X5, X6, start // BGT X5, X6, 2 // e34e53be
|
||||
BGTU X5, X6, start // BGTU X5, X6, 2 // e36c53be
|
||||
BGTZ X5, start // BGTZ X5, 2 // e34a50be
|
||||
BLE X5, X6, start // BLE X5, X6, 2 // e35853be
|
||||
BLEU X5, X6, start // BLEU X5, X6, 2 // e37653be
|
||||
BLEZ X5, start // BLEZ X5, 2 // e35450be
|
||||
BLTZ X5, start // BLTZ X5, 2 // e3c202be
|
||||
BNEZ X5, start // BNEZ X5, 2 // e39002be
|
||||
BEQZ X5, 2(PC) // 63840200
|
||||
BGEZ X5, 2(PC) // 63d40200
|
||||
BGT X5, X6, 2(PC) // 63445300
|
||||
BGTU X5, X6, 2(PC) // 63645300
|
||||
BGTZ X5, 2(PC) // 63445000
|
||||
BLE X5, X6, 2(PC) // 63545300
|
||||
BLEU X5, X6, 2(PC) // 63745300
|
||||
BLEZ X5, 2(PC) // 63545000
|
||||
BLTZ X5, 2(PC) // 63c40200
|
||||
BNEZ X5, 2(PC) // 63940200
|
||||
|
||||
// Set pseudo-instructions
|
||||
SEQZ X15, X15 // 93b71700
|
||||
|
|
Loading…
Reference in a new issue